Optimization of an Array Con guration with aTopography
نویسنده
چکیده
منابع مشابه
The Imaging Characteristics of an Array with Minimum Side Lobes
Di erent con gurations have been o ered ([2],[3], [4])), using the method of optimization of an array con guration minimizing side lobes ([1]). It is supposed that the lower the level of side lobes the better restored image should be. This memo demonstrates the advantage of minimum side lobes in the quality of the restored images. The UV data were simulated (with the new AIPS task UVCON) for tw...
متن کاملIEEE TRANSACTIONS ON CAD OF ICS AND SYSTEMS 1 Processor Array Design withFPGA Area
1 Processor Array Design with FPGA Area Constraint Joseph A. Fernando, Jack S.N. Jean Abstract|Digital signal processing algorithms with multiple shift-invariant dependence graphs (DGs) can be mapped to FPGA hardware in many di erent types of systolic processor arrays. Because of the nite amount of hardware resources, the problem is to use a \right" amount of hardware in a speci c con guration ...
متن کاملCon guration Cloning: Exploiting Regularity in Dynamic DSP Architectures
Existing FPGAs have fairly simple and ine cient con guration mechanisms due to the relative infrequency of recon guration. However a large class of dynamically con gurable architectures for DSP and communications can bene t from special-purpose con guration mechanisms which allow signi cant savings in con guration speed, power and memory. Light weight con guration mechanisms allow much ner grai...
متن کاملNetScope: Tra c Engineering for IP Networks
Managing large IP networks requires an understanding of the current tra c ows, routing policies, and network con guration. Yet, the state-of-the-art for managing IP networks involves manual con guration of each IP router, and tra c engineering based on limited measurements. The networking industry is sorely lacking in software systems that a large Internet Service Provider (ISP) can use to supp...
متن کاملCon guration Caching Vs Data Caching for Striped FPGAs
Striped FPGA [1], or pipeline-recon gurable FPGA provides hardware virtualization by supporting fast run-time recon guration. In this paper we show that the performance of striped FPGA depends on the recon guration pattern, the run time scheduling of con gurations through the FPGA. We study two main con guration scheduling approachesCon guration Caching and Data Caching. We present the quantita...
متن کامل